

FIG. 1A (Prior Art)




FIG. 1B (Prior Art)




FIG. 2 (Prior Art)





FIG. 3 (Prior Art)

10020160.012302



4 to 6 times of the length of
channel memory

FIG. 4 (Prior Art)





FIG. 5 (Prior Art)

10020160.012302



first row of RAM
second row of RAM
thrid row of RAM
fourth row of RAM

FIG. 6 (Prior Art)




FIG. 7 (Prior Art)




FIG. 8




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10

10020160-012302

10020460-012302




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17A




FIG. 17B




FIG. 17C

decision bits for decoding	dummy data delay	decision bits for decoding	dummy data delay	decision bits for decoding	dummy data delay
----------------------------	------------------	----------------------------	------------------	----------------------------	------------------

FIG. 17D